


## Two Phases Synchronous Buck PWM Controller

### General Description

The RT8807/A is a two phases synchronous Buck PWM controller with integrated drivers which is optimized for high-performance graphic microprocessor and computer applications. The IC integrates a voltage mode PWM controller, two 5V MOSFET drivers with internal bootstrap diodes, as well as output current monitoring and protection functions into the V/WQFN-24L 4x4 package.

The inductor currents are sensed by lossless DCR current sensing technique for current balance and over current protection. The RT8807/A also features a reference tracking mode operation in which the feedback voltage is regulated and tracks external input reference voltage. Other features include output current indication, adjustable operating frequency, adjustable soft-start, power good, external compensation, and enable/shutdown functions.

### Ordering Information



Note :

Richtek products are :

- ▶RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶Suitable for use in SnPb or Pb-free soldering processes.

### Features

- Two-Phase Power Conversion with Single 12V Power Supply
- Embedded 5V Upper Gate Driver and 12V Lower Gate Driver
- Internal Regulated 5V Output
- Precise Core Voltage Regulation
- Selectable Internal / External Reference
- Differential Inductor DCR Current Sense
- External Programmable Voltage Droop Control
- Enable Control for External Shutdown
- Adjustable Operating Frequency
- Adjustable Soft Start
- Power Good and Output Current Indication
- Adjustable Over Current Protection
- Over Voltage Protection
- Under Voltage Protection
- Over Temperature Protection
- Proprietary BTR (Boost Transient Response) Feature Reducing Output Voltage Drop During Load Transition (For RT8807 Only)
- RoHS Compliant and 100% Lead(Pb)-Free


### Applications

- Middle to High End GPU Core Power
- High End Desktop PC Memory Core Power
- Low Voltage, High Current DC / DC Converter
- Voltage Regulator Modules

### Marking Information

For marking information, contact our sales representative directly or through a Richtek distributor located in your area.

Pin Configurations



Typical Application Circuit





Figure 1. Typical Application Circuit with 12V Input

**Function Block Diagram**



**Power up scheme to support dual power rails application**

This feature is to support the following case in the application where one phase is powered by PCIEBUS\_12V and the other phase is powered by EXT\_12V.

- ▶When the system is powered without EXT\_12V Cable, RT8807/A will work with one phase and be able to boot system into Dos Warning screen.
- ▶The Warning message tells user to power off the system first, plug in the EXT\_12V Cable, and then reboot the system again.
- ▶After system re-boot, RT8807/A could work with two phases.

**Below is the power up sequence for dual V<sub>IN</sub> (PCIEBUS\_12V & EXT\_12V) application. This application is classified into two cases :**

**<1> The external connector is not plugged while power on**

The EXT\_12V\_DET is pulled up to High. Soft-start will be released to ramp up after POR. After T<sub>1</sub>, RT8807/A latches EN2B signal and determines to operate in single phase. The time interval T<sub>1</sub> is used to wait EN2B ready. Once single phase is confirmed, the external 12V power connector plugged or not will not affect the status.

**<2> The external connector is plugged while power on**

The EXT\_12V\_DET is grounded by external cable detection circuits. RT8807/A latches EN2B at T<sub>1</sub> and determines to operate in two phases. If the connector is removed later, RT8807/A will turn off phase 2 and enter single phase operation mode. Further plugged in/out will not affect the status anymore.




Figure 2. External Connector is not Plugged




Figure 3. External Connector is Plugged

## Functional Pin Description

### UGATE1 (Pin 1), UGATE2 (Pin 18)

Upper Gate Drivers. These pins provide the gate drive for the converter's high-side MOSFET. Connect these pins to the high-side MOSFET gate.

### BOOT1 (Pin 2), BOOT2 (Pin 17)

Bootstrap Power Pins. These pins power the high-side MOSFET drivers.

### 5VCC (Pin 3)

Internal Regulator Power Pin. The regulated voltage provides power supply for all low-voltage circuits. Bypass at least 1uF ceramic capacitor to sustain high PSRR.

### AGND (Pin 4)

Signal ground for the IC. All voltage levels are measured with respect to this pin.

**EN2B (Pin 5)**

EXT\_12V Detection Pin. RT8807/A latches high/low status of this pin in soft start period. If the result is low, RT8807/A will enter two phase operation. If it's high, RT8807/A turns off phase2 and operate in single phase only.

**CSP1 (Pin 6), CSP2 (Pin 9)**

These pins are positive input of current sensing transconductance amplifiers 1 and 2.

**CSN1 (Pin 7), CSN2 (Pin 8)**

These pins are negative input of current sensing transconductance amplifiers 1 and 2.

**IOUT/IMAX (Pin10)**

Output Current Indication. This pin sends a current out ( $I_x$ ) referred to the sum of two sensed inductor currents sense value. Connect this pin through a resistor to ground. ( $I_{OUT} = 4 \times I_x$ ). This pin also sets maximum current limit threshold.

**RT (Pin11)**

Frequency Timing Resistor. Connect a resistor from RT to AGND to set the clock frequency.

**COMP (Pin 12)**

Compensation Pin. This pin is the output of the error amplifier.

**FB (Pin 13)**

Feedback Pin. This pin is connected to the PWM converter output's voltage or a resistor divider. This pin also connects to the inverting input of error amplifier and the PGOOD/UV/OV detection circuits.

**SS (Pin 14)**

Soft-Start Pin. Connect a capacitor from this pin to ground to set the soft-start interval.

**REFIN/EN (Pin 15)**

External Reference Input.

- ▶ If pulled up to 5VCC, internal reference is used (0.6V)
- ▶ If driven by external voltage ranged from 0.45V to 2.5V, external reference is used
- ▶ If pulled below 0.4V, device is disabled.

**REFOUT/PGOOD (Pin 16)**

Reference Out and Power GOOD. This pin drives 1.15V out once FB exceeds  $\sim 72.5\%$  of the reference voltage after soft- start ends. This pin keeps at this voltage regardless of internal or external reference is used.

**PHASE1 (Pin 24) PHASE2 (Pin 19)**

These pins are return nodes of the high-side driver. Connect these pins to high-side MOSFET sources together with the low-side MOSFET drain and the inductors.

**LGATE1 (Pin 23), LGATE2 (Pin 20)**

Lower Gate Drivers. These pins provide the gate drive for the converter's low-side MOSFET. Connect these pins to the low-side MOSFET gate.

**DROOP (Pin 21)**

Set the load line for droop control. Connect this pin with a resistor to ground.

**VCC (Pin 22)**

Provide a 12V supply voltage for the IC. Connect a 10Ω/1μF low pass filter to sustain high PSRR.

**PGND [Exposed Pad (25)]**

Power ground pin. Tie the synchronous PWM converter's low-side MOSFET source to this pin.

## Absolute Maximum Ratings (Note 1)

- Supply Voltage,  $V_{CC}$  ----- -0.3V to 15V
- PHASE to GND
  - DC ----- -2V to 15V
  - < 200ns ----- -5V to 22V
- BOOT to PHASE ----- -0.3V to 7V
- BOOT to GND
  - DC ----- -0.3V to  $V_{CC} + 7V$
  - < 200ns ----- -0.3V to 30V
- UGATE
  - DC -----  $V_{PHASE} - 0.3V$  to  $V_{BOOT} + 0.3V$
  - < 200ns -----  $V_{PHASE} - 2V$  to  $V_{BOOT} + 0.3V$
- LGATE
  - DC ----- -0.3V to  $V_{CC} + 0.3V$
  - < 200ns ----- -2V to  $V_{CC} + 0.3V$
- Other Input, Output or I/O Voltage ----- -0.3V to 7V
- Power Dissipation,  $P_D$  @  $T_A = 25^\circ C$ 
  - V/WQFN-24L 4x4 ----- 1.923W
- Package Thermal Resistance (Note 2)
  - V/WQFN-24L 4x4,  $\theta_{JA}$  -----  $52^\circ C/W$
- Lead Temperature (Soldering, 10 sec.) -----  $260^\circ C$
- Junction Temperature -----  $150^\circ C$
- Storage Temperature Range -----  $-40^\circ C$  to  $150^\circ C$
- ESD Susceptibility (Note 3)
  - HBM (Human Body Mode) ----- 2kV
  - MM (Machine Mode) ----- 200V

## Recommended Operating Conditions (Note 4)

- Supply Voltage -----  $+12V \pm 10\%$
- Junction Temperature Range -----  $-40^\circ C$  to  $125^\circ C$
- Ambient Temperature Range -----  $-40^\circ C$  to  $85^\circ C$

## Electrical Characteristics

( $V_{IN} = 12V$ ,  $PGND = 0V$ ,  $T_A = 25^\circ C$ , unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>VCC Supply Input</b>						
VCC Supply Voltage	$V_{CC}$		10.8	12	13.2	V
VCC Supply Current	$I_{CC}$	REFIN/EN = 0V (static)	--	5	--	mA
<b>5VCC Supply Output</b>						
5VCC Supply Voltage	$V_{5VCC}$	$V_{CC} = 12V$	4.8	5.15	5.5	V
5VCC Output Sourcing	$I_{5VCC}$	$V_{CC} = 12V$	20	--	--	mA

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Power On Reset</b>						
VCC Rising Threshold	V <sub>VCCTH</sub>	V <sub>CC</sub> Rising	6.7	7.5	8.3	V
VCC Hysteresis	V <sub>VCCHY</sub>		--	0.45	--	V
EN2B High Threshold	V <sub>EN2BTH</sub>	EN2B Rising	1	1.15	1.3	V
<b>REFIN/EN</b>						
Enable Rising Threshold	V <sub>ENTH</sub>	REFIN/EN Rising	0.35	0.4	0.45	V
Enable Hysteresis	V <sub>ENHYS</sub>		--	50	--	mV
REFIN Tracking Range			0.45	--	2.5	V
<b>Reference Voltage Accuracy (use Internal Reference)</b>						
Reference Voltage	V <sub>REF</sub>	REFIN Pull-High to 5VCC FB Coupled to COMP	0.591	0.6	0.609	V
Accuracy			-1.5	--	+1.5	%
<b>Reference Voltage Accuracy (use External Reference)</b>						
Accuracy		V <sub>REFIN</sub> = 0.45V to 0.6V	-6	--	+6	mV
		V <sub>REFIN</sub> = 0.6V to 2.5V	-1	--	+1	%
<b>REFOUT / PGOOD</b>						
REFOUT/PGOOD Voltage	V <sub>REFOUT</sub>	V <sub>FB</sub> > 75% of Reference Voltage	1.127	1.15	1.173	V
Accuracy			-2	--	+2	%
REFOUT Output Sourcing	I <sub>REFOUT</sub>		3	5	--	mA
<b>Error Amplifier</b>						
DC Gain	A <sub>DC</sub>	No load	--	70	--	dB
Gain-Bandwidth	GBW	C <sub>LOAD</sub> = 10pF	--	8	--	MHz
Slew Rate	SR	C <sub>LOAD</sub> = 10pF	5	--	--	V/us
Transconductance	GM		--	2400	--	uA/V
<b>Current Sense Amplifier</b>						
Max Current	I <sub>GM(MAX)</sub>	V <sub>CSP</sub> = 1V Sink Current from CSN	100	--	--	uA
<b>Oscillator</b>						
Running Frequency	f <sub>OSC</sub>	R <sub>RT</sub> = 20kΩ	450	500	550	kHz
Max Duty Cycle	D		70	75	80	%
Ramp Amplitude	ΔV <sub>RAMP</sub>		--	2.6	--	V
<b>Soft Start</b>						
Soft Start Current	I <sub>SS</sub>		14	20	30	uA
<b>Protection</b>						
Over Current Threshold	V <sub>OCP</sub>	Sweep I <sub>OUT</sub> /I <sub>MAX</sub> Voltage	2.07	2.3	2.53	V
Over-Voltage Threshold	V <sub>OVP</sub>	Sweep FB Voltage	115	125	135	%
Under-Voltage Threshold	V <sub>UVP</sub>	Sweep FB Voltage	45	55	63	%
Over Temperature Threshold	T <sub>OTP</sub>		--	160	--	°C
<b>Power GOOD</b>						
Active Threshold		V <sub>FB</sub> Rising	65	72.5	80	%

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Gate Driver</b>						
Upper Drive Source	R <sub>USOURCE</sub>	BOOT – PHASE = 5V 250mA Source Current	--	1.5	3	Ω
Upper Drive Sink	R <sub>USINK</sub>	BOOT – PHASE = 5V 250mA Sink Current	--	1.5	4	Ω
Lower Drive Source	I <sub>LSOURCE</sub>	V <sub>CC</sub> = 12V V <sub>LGATE</sub> = 6V	1	--	--	A
Lower Drive Sink	R <sub>LSINK</sub>	V <sub>CC</sub> = 12V 250mA Sink Current	--	0.9	2	Ω

**Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.


**Note 2.**  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^\circ\text{C}$  on a low effective thermal conductivity test board of JEDEC 51-3 thermal measurement standard.

**Note 3.** Devices are ESD sensitive. Handling precaution is recommended.


**Note 4.** The device is not guaranteed to function outside its operating conditions.

**Typical Operating Characteristics**


**Switching Frequency vs. Temperature**




**Start Up in Short Circuit**




**Over Current Protection**




**Power On from REFIN**




**Power Off from REFIN**




**Power On from VCC**




Power Off from VCC




Single-phase Operation




Two-phase to Single-phase



Inductor Current vs. Output Current



Efficiency vs. Output Current



## Application Information

The RT8807/A is a dual-phase voltage-mode synchronous buck controller with embedded MOSFET drivers and protection functions for low-voltage high-current applications. The bootstrap diode is integrated into the IC to reduce the external component count. In addition, the number of operating phase (two-phase/single-phase) is selectable to provide user with more flexibility in circuit design. The inductor current is sensed by innovative DCR current sensing technique for current balance and over current protection.

### Power On Reset

The RT8807/A initiates its soft start cycle only after the IC power supply,  $V_{CC}$ , and the internal regulated 5VCC are ready. The internally regulated 5VCC is used for all of the internal logic control circuit and the embedded high-side MOSFET driver. The bootstrap diode for the high-side MOSFET driver is integrated into the IC to reduce the external component count. In addition,  $V_{CC}$  is used for the low-side MOSFET driver to reduce the  $R_{DS(ON)}$  of the low-side MOSFET for enhanced efficiency consideration.

The power on reset (POR) circuitry monitors the supply voltage to ensure that the supply voltage is high enough for controller's normal operation. Once  $V_{CC}$  and 5VCC exceed the POR rising threshold, the RT8807/A releases the reset state, and works according to the settings. Additionally, once any one of these two voltages is lower than its POR falling threshold value, the chip turns off. The hysteresis between the rising and falling thresholds ensures that once the chip is enabled, it will not be inadvertently turned off unless the bias voltage drops substantially.

### Soft Start and Power Good

Once the POR state is released, the soft start cycle begins. A 20uA current source charges the capacitor,  $C_{SS}$ , which is connected between SS pin and GND to set the soft start time. Figure 1 shows the power on sequence.




Figure 1. Power on Sequence

During the soft start, the voltage on SS pin gradually increases, and the output voltage of the error amplifier is clamped to prevent the inrush current from the input capacitors. Once the output voltage exceeds the power good threshold level (72.5% of output voltage), REFOUT/PGOOD pin will drive and maintain a reference voltage 1.15V unless  $V_{CC}$  falls below POR threshold or Under Voltage occurs.

### Internal/External Reference

The RT8807/A supports the selectable internal/external reference voltage to provide more flexibility in practical applications. The selection of the internal/external reference is described in detail as follows.

#### a. Using Internal Reference

The internal reference voltage of the RT8807/A is set at 0.6V. When using the internal reference, REFIN/EN pin should be connected to 5VCC. REFIN/EN pin is also used for the enable function, the RT8807/A will not be enabled at start up if the voltage at the REFIN/EN pin is lower than  $V_{ENTH}$ .

#### b. Using External Reference

To use the external reference, the applied voltage on REFIN/EN pin should be within the tracking range (typically between 0.45V to 2.5V). This externally input voltage is used as the reference voltage for the error amplifier. Therefore, the RT8807/A operates in the tracking mode because the feedback voltage continuously tracks the external reference voltage.

### Operating Frequency Setting

The converter switching frequency is programmed by simply connecting the resistor  $R_{RT}$  between RT pin and GND. Make sure the  $R_{RT}$  is firmly connected between RT pin and GND with a short trace length. If the  $R_{RT}$  is removed, there will not be any free running frequency. Figure 2 illustrates the switching frequency versus  $R_{RT}$ .




Figure 2. Switching Frequency vs. RT Resistance

### Control Loop

The RT8807/A is a two-phase voltage-mode PWM controller. The control loop includes the power stage (MOSFETs, inductors and output capacitors), the error amplifier, the compensation network and the PWM modulator. The converter's output voltage is sensed as the feedback voltage through the divider resistors and then fed into the negative input of the high-gain error amplifier. The two-phase PWM signals are generated by the PWM modulator, which compares the output voltage of the error amplifier with two sawtooth waves, which are out of phase. Therefore, the output voltage of the converter is determined by the on-time duty ratio of the PWM signals. With proper compensation, the feedback voltage can be regulated to be equal to the reference voltage  $V_{REF}$  with required transient response.

### Inductor Current Sense Setting

The DCR current sensing is a well-known lossless technique to obtain a voltage signal which is proportional

to the inductor current. When the time constant of the R-C network is equal to the time constant of the inductor, the voltage drop across the DCR is equal to the voltage across the capacitor, namely  $V_{DCR} = V_C$ .

As shown in Figure 3, the differential GM amplifier converts the voltage signal to a current signal  $I_X$  for current balance and output voltage droop control. The following equations provide the calculation to determine the parameter values of the current sensing network and  $R_{CSN}$ .

$$\text{If } \frac{L}{DCR} = R \times C, \text{ then } V_C = V_{DCR} = DCR \times I_L$$

$$\text{The GM amplifier output current } I_X = \frac{V_C}{R_{CSN}}$$




Figure 3. DCR Current Sense Circuit

### Dead Zone Elimination

When the converter is in the light load condition, the voltage across the sensing capacitor,  $V_C$ , will be negative. However, the RT8807/A can not provide a negative  $I_X$  and consequently is not able to sense the negative inductor current. This results in a dead zone in the load line application. Therefore, a technique as shown in Figure 4 is utilized to eliminate the dead zone of the load line at light load condition. Referring to Figure 4,  $I_X$  can be expressed as follows when voltage  $V_C$  is negative.

$$I_X = \frac{(V_{OUT} + I_L \times DCR)}{R_{CSN2}} + \frac{I_L \times DCR}{R_{CSN}}$$

To make sure that the RT8807/A can sense the inductor current, the right hand side of the above equation should always be positive :

$$\frac{V_{OUT}}{R_{CSN2}} + \frac{I_L \times DCR}{R_{CSN2}} + \frac{I_L \times DCR}{R_{CSN}} \geq 0$$



The two GM amplifier output currents ( $I_{X1}$  &  $I_{X2}$ ) are internally summed and doubled, and then sent to DROOP pin for droop setting. This current flows through the external resistor  $R_{DROOP}$ , which is connected between DROOP and GND.

Therefore, the voltage across  $R_{DROOP}$  becomes load-current-dependent. As shown in Figure 8, the voltage across  $R_{DROOP}$  is subtracted from the internal/external reference voltage and then sent to the positive input of the error amplifier. Therefore, the load line slope can be calculated using the following equation.

$$\text{Load line slope} = \frac{\Delta V_{OUT}}{\Delta I_{OUT}} + \frac{2 \times DCR \times R_{DROOP}}{R_{CSN}}$$




Figure 8. Output Voltage Droop Setting

**Operating Phase Selection**

The number of operating phase is designed to be selectable to have more flexibility in different applications. EN2B pin is used to select the number of operating phases.

After the initial turn-on of RT8807/A, an internal logic circuit checks the voltage at EN2B pin. The threshold voltage of dual-phase/single-phase operation is typically 1.15V. To set RT8807/A as the dual-phase PWM controller, the voltage at EN2B pin should be kept below 1.15V.

To set RT8807/A as a pure single-phase PWM controller, connecting EN2B pin to a voltage that is higher than 1.15V at power on. The RT8807/A then disables phase 2 (UGATE2 and LGATE2 are both held low) and operates as a single-phase PWM controller.

In addition to the selectable number of operating phase, the RT8807/A supports the operating phase transition. Notice that if the controller is set to be in dual-phase operation (voltage at EN2B pin is below the threshold), further changing the voltage at EN2B pin to be higher than

the threshold will change the controller's operating state to single-phase operation. However, this operating phase transition can only be carried out one time and is NOT reversible. This means that once the controller changes its operating state from dual-phase to single-phase, it can not back to dual-phase operation no matter what the voltage change is made at EN2B pin.

Besides, also notice that if the RT8807/A is set to be in single-phase operation (voltage at EN2B pin is higher the threshold), it can not be changed to operate in dual-phase no matter what voltage change is made at EN2B pin. This dual-phase to single-phase operation transition is unidirectional.

**Compensation Network Design**

In order to have an accurate output voltage regulation with fast transient response, an adequate compensator design is necessary.

The RT8807/A uses a high-gain operational transconductance amplifier (OTA) as the error amplifier. As Figure 9 shows, the OTA works as the voltage controlled current source because it takes the difference of the two voltages as the input for current conversion.

$$GM = \frac{\Delta I_{OUT}}{\Delta V_M}, \text{ where } \Delta V_M = (V_{IN+}) - (V_{IN-})$$

$$\text{and } \Delta V_C = \Delta I_{OUT} \times Z_{OUT}$$




Figure 9. Operational Transconductance Amplifier, OTA

The OTA output current flows through an impedance to produce a voltage, which is referred to as the control voltage. This control voltage is then fed to the PWM modulator to compare with the sawtooth wave.

The first step of compensator design is to calculate the dc gain of the PWM modulator. Figure 10 shows the PWM modulator, which is composed of the PWM comparator, the drivers and both the high-side and low-side MOSFET. The dc gain of the modulator is calculated by the input voltage of the regulator,  $V_{IN}$ , divided by the peak-to-peak voltage of the oscillator,  $\Delta V_{OSC}$ .

$$\text{Gain}_{\text{modulator}} = \frac{V_{\text{IN}}}{\Delta V_{\text{RAMP}}}$$




Figure 10. PWM Modulator

As shown in Figure 11, the inductor and the output capacitor together form a low-pass L-C output filter. The input to the L-C output filter is the PHASE node and the output is the regulator output. The ESR of the output capacitor plays an important role in the compensator design. The L-C filter introduces a double pole to the system transfer function with a slope of -40dB/dec above its corner frequency and a total phase lag of 180 degree. The ESR of the output capacitor introduces a zero to the system transfer function with a total phase shift of 90 degree.




Figure 11. Inductor and Output Capacitor

The second step is therefore to calculate the frequencies of the pole and the zero. The frequency of the double pole is determined as follows.

$$F_{P(LC)} = \frac{1}{2\pi \times \sqrt{L_{\text{OUT}} \times C_{\text{OUT}}}}$$

The frequency of the zero is determined as follows.

$$F_{Z(\text{ESR})} = \frac{1}{2\pi \times C_{\text{OUT}} \times \text{ESR}}$$

Note that the output capacitor(s) should have enough ESR to satisfy the stability requirement.

The third step is to design the compensation network. There are two kinds of compensation network: Type II and Type III, both consist of the error amplifier and the impedance network. Figure 12 shows the Type II compensator.




Figure 12. Type II Compensator

Figure 13 shows the Bode diagram of the Type II compensator. The frequencies of the single zero and the two poles are determined as follows.

$$F_{P1} = 0$$

$$F_{P2} = \frac{1}{2\pi \times R2 \times \left( \frac{C1 \times C2}{C1 + C2} \right)}$$

$$F_{Z1} = \frac{1}{2\pi \times R2 \times C2}$$




Figure 13. Gain Curve of Type II Compensator

Figure 14 shows the Bode plot of the converter's gain vs. frequency. The compensator helps to shape the profile of the gain curve with respect to frequency. The zero gives a 90° boost to the phase to counteract the phase decay of the double pole of the L-C filter. The first pole,  $F_{P1}$ , gives a shift to the gain curve in the low frequency range while the second pole,  $F_{P2}$ , provides further attenuation in the high frequency range.

In general, a converter system control loop with high bandwidth can achieve fast transient response but usually tends to lose stability. Therefore, it is always a trade-off between the control bandwidth and the system stability. Empirically,  $F_{Z1}$  is placed at about 10% lower than the double pole frequency of the L-C filter to have enough phase margin. In general, the control bandwidth should be higher than the frequency of the ESR zero but less than 1/5 of the switching frequency. In addition, the  $F_{P2}$  should be placed at half of the switching frequency.




Figure 14. Converter System Bode Plot with Type II Compensator

For systems with low DCR and ESR parameters, the overall efficiency can be higher and the output voltage ripple can be lower. However, systems that have such L-C filters will experience a very sharp slope downward in the phase curve at the double pole and will be more difficult to compensate. Compared to the Type II compensator, the Type III compensator adds a pole-zero pair. The Type III compensator utilizes two zeros to give a 180° phase boost, and is usually used to compensate a converter with low ESR output capacitors (e.g. OSCON or pure MLCC) to provide the necessary phase margin for stability.

Figure 15 shows the Type III compensator, which introduces an extra pole-zero pair by inserting a series R-C circuit between the V<sub>OUT</sub> node and the FB node.




Figure 15. Type III Compensator

Figure 16 shows the Bode diagram of the Type III compensator. The frequencies of the three poles and two zeros are determined as follows.

$$F_{P1} = 0$$

$$F_{P2} = \frac{1}{2\pi \times R2 \times \left( \frac{C1 \times C2}{C1 + C2} \right)}$$

$$F_{P3} = \frac{1}{2\pi \times R3 \times C3}$$

$$F_{Z1} = \frac{1}{2\pi \times R2 \times C2}$$

$$F_{Z2} = \frac{1}{2\pi \times (R1 + R3) \times C3}$$




Figure 16. Gain Curve of Type III Compensator

Figure 17 shows the Bode diagram of the converter's gain vs. frequency with Type III compensator. It is recommended that F<sub>Z1</sub> is placed at half of the L-C double pole, F<sub>Z2</sub> is placed at the LC double pole, F<sub>P1</sub> is placed at the ESR zero and F<sub>P2</sub> is placed at half of the switching frequency.




Figure 18. Converter System Bode Plot with Type III Compensator

### Over Temperature Protection

The operating temperature within the chip is continuously monitored. The chip will be shut down when OTP occurs with a typical trip point of 160°C.

**Power Stages**

One of the most important concerns in designing a multi-phase converter is to determine the number of phases. Determining the number of phases highly depends on the overall cost, the system constraints, and usually differs case by case. The main concerns for the circuit designer include the total available board space, the type of component that can be used (through-hole/surface mount device), the maximum load current, and of the most importance, total cost. In general, the most economical solutions are those in which each phase handles a current ranging from 20A to 25A (using one high-side MOSFET and one low-side MOSFET). Design with all surface mount devices will tend toward to the lower end of this current range due to the power dissipation capability. If the power device in through-hole type is available, higher current per phase is possible. In cases where the board area is the design limitation, the current per phase can be pushed up to 40A. However, these designs require appropriate heat sinks and forced air cooling to remove the large amount of heat, which is generated by the power MOSFETs, the inductors and the PCB copper traces.

**MOSFET Selection**

The majority of power loss in the step-down power conversion is due to the loss in the power MOSFETs. In the low-voltage high-current applications, the duty cycle of the high-side MOSFET is small. Therefore, the switching loss of the high-side MOSFET is of concern. Power MOSFETs with lower total gate charge are preferred in choosing the high-side power devices.

However, the small duty cycle means the low-side MOSFET is on for most of the switching cycle. Therefore, the conduction loss tends to dominate the total power loss of the converter. To improve the overall efficiency, the MOSFETs with low  $R_{DS(ON)}$  are preferred in the circuit design. In some cases, more than one MOSFET are connected in parallel to further decrease the on-state resistance. However, this depends on the low-side MOSFET driver capability and the budget.

**Package Power dissipation**

It is also important to consider the amount of power being dissipated in the two embedded MOSFET drivers when

choosing power switches. Since there are two drives in the same package, the total power dissipation must not exceed the maximum allowable power dissipation for the VQFN package. Calculating the power dissipation in the drivers is crucial to ensure a safe operation of the controller. Exceeding the maximum allowable power dissipation will let the IC to be operated beyond the recommended maximum junction temperature of 125°C.

The maximum power dissipation for the 4x4 V/WQFN package is approximately equal to 1.923W at room temperature. The following equations provide the integrated drivers' power dissipation estimation.

$$P_D = (C_{UGATE} \times V_{BOOT - PHASE2} \times f_{SW}) + (C_{LGATE} \times V_{CC}^2 \times f_{SW})$$

$$T_J = T_A + (\theta_{JA} \times P_D)$$

where the  $C_{UGATE}$  and the  $C_{LGATE}$  represent the  $C_{ISS}$  of the high-side MOSFET and the low-side MOSFET, respectively. From the above equations, it is clear that the junction temperature is directly proportional to the total  $C_{ISS}$  of all the external MOSFETs.

For instance, if  $C_{UGATE} = 1nF$ ,  $C_{LGATE} = 5nF$  (two MOSFETs in parallel),  $V_{BOOT-PHASE} = 5V$ ,  $V_{CC} = 12V$ , switching frequency  $f_{sw} = 300kHz$ , the power dissipation in the driver per phase can be obtained :

$$P_D \approx 1n \times 5^2 \times 300k + 2 \times 5n \times 12^2 \times 300k = 439mW$$

Assuming the room temperature is equal to 30°C, the junction temperature for two-phase operation is :

$$T_J = 30^\circ C + (52^\circ C/W) \times (0.439W \times 2) = 75.6^\circ C < 125^\circ C,$$


which means the junction temperature is below the maximum recommended value for a safe operation.

**Layout Considerations**

Layout plays a critical role in modern high-frequency switching converter design. Circuit board with careful layout can help the IC function properly and achieve low losses, low switching noise, and stable operation with improved performance. Without a carefully layout, the PCB could radiate excessive noise, causing noise-induced IC problems and then contribute to the converter instability. The following guidelines can be used to achieve optimal IC performance.

1. Power components should be placed first. Place the input capacitors close to the power MOSFETs, then locate the filter inductors and output capacitors between the power MOSFETs and the load.
2. Place both the ceramic and bulk input capacitor close to the drain pin of the high-side MOSFET. This can reduce the impedance presented by the input bulk capacitance at high switching frequency. If there is more than one high-side MOSFET in parallel, each should have its own individual ceramic capacitor.
3. Keep the power loops as short as possible. For low-voltage high-current applications, power components are the most critical part in the layout because they switch a large amount of current. The current transition from one device to another at high speed causes voltage spikes due to the parasitic components on the circuit board. Therefore, all of the high-current switching loops should be kept as short as possible with large and thick copper traces to minimize the radiation of electromagnetic interference.
4. Minimize the trace length between the power MOSFETs and its drivers.  
  
Since the drivers use short, high-current pulses to drive the power MOSFETs, the driving traces should be sized as short and large as possible to reduce the trace inductance. This is especially true for the low-side MOSFET, since this can reduce the possibility of the shoot-through.
5. Provide enough copper area around the power MOSFETs and the inductors to aid in heat sinking. Use thick copper PCB to reduce the resistance and inductance for improved efficiency.
6. The bank of output capacitor should be placed physically close to the load. This can minimize the impedance seen by the load, and then improves the transient response.
7. Place all of the high-frequency decoupling ceramic capacitors close to their decoupling targets.
8. Small signal components should be located as close as possible to the IC. The small signal components include the feedback components, current sensing components, the compensation components, function setting components and any bypass capacitors. These components belong to the high-impedance circuit loop and are inherently sensitive to noise pick-up. Therefore, they must be located close to their respective controller pins and away from the noisy switching nodes.
9. A multi-layer PCB design is recommended. Make use of one single layer as the power ground and have a separate control signal ground as the reference of all signals.

**Outline Dimension**




**DETAIL A**

Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min.	Max.	Min.	Max.	
A	0.800	1.000	0.031	0.039	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.180	0.300	0.007	0.012	
D	3.950	4.050	0.156	0.159	
D2	Option 1	2.400	2.500	0.094	0.098
	Option 2	2.650	2.750	0.104	0.108
E	3.950	4.050	0.156	0.159	
E2	Option 1	2.400	2.500	0.094	0.098
	Option 2	2.650	2.750	0.104	0.108
e	0.500		0.020		
L	0.350	0.450	0.014	0.018	

**V-Type 24L QFN 4x4 Package**



**DETAIL A**  
Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min	Max	Min	Max	
A	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.180	0.300	0.007	0.012	
D	3.950	4.050	0.156	0.159	
D2	Option 1	2.400	2.500	0.094	0.098
	Option 2	2.650	2.750	0.104	0.108
E	3.950	4.050	0.156	0.159	
E2	Option 1	2.400	2.500	0.094	0.098
	Option 2	2.650	2.750	0.104	0.108
e	0.500		0.020		
L	0.350	0.450	0.014	0.018	

**W-Type 24L QFN 4x4 Package**

**Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City  
Hsinchu, Taiwan, R.O.C.  
Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.